

MODULE 4


MESSAGE PASSING MECHANISMS

Prepared By Mr. EBIN PM, AP, IESCE

1

INTRODUCTION

- Message passing in a **multicomputer network** needs special hardware and software
- A message is a logical unit of internode communication
- It is assembled from fixed length packets



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 2

- A **packet** is the basic unit containing the **destination address** for routing purposes
- A **sequence number** is needed in each packet to allow **reassembly** of the message transmitted.
- A **packet** can be further divided into a number of fixed-length **flits** (flow control digits).
- Routing information (destination) and sequence number occupy the header flits. The remaining flits are the data elements of a packet.
- Typical packet lengths range from **64** to **512 bits**. The sequence number may occupy one to two flits depending on the message length.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE

MESSAGE ROUTING SCHEMES


1. Store- and - Forward Routing

- Packets are the basic unit of information transformation. Each node uses **packet buffer**
- A packet is transmitted from a source node to a destination node through a sequence of intermediate nodes
- The **latency** is directly proportional to the distance between the source and the destination (number of hops)

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE

4




(a) Store-and-forward routing using packet buffers in successive nodes

2. Wormhole Routing

- Packets are subdivided into flits. Flit buffers are used in the hardware routers attached to nodes
- The transmission from the source node to the destination node is done through a sequence of routers

Prepared By Mr. EBIN PM, AP, IESCE EDULINE 5


- All the flits in the same packet are transmitted in order as inseparable companions in a pipelined fashion.
- Only the header flits knows where the packet is going. All the data flits must follow the header flit. The flits from different packet cannot be mixed up.



(b) Wormhole routing using flit buffers in successive routers

Prepared By Mr. EBIN PM, AP, IESCE EDULINE 6


- The pipelining of successive flits in a packet is done asynchronously using a **handshaking protocol**
- A path, (a 1-bit ready/request(R/A))line is used between adjacent routers.
- When the **receiving router D** is ready to receive a flit, it pulls the R/A line low




Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 7

- When the **sending router S** is ready , it raises the line high and transmits flit *i* through the channel.




- While the flit is being received by D, the R/A line is kept high.



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 8

- After flit i is removed from D's buffer the cycle repeats itself for the transmission of the next flit $i + 1$ until the entire packet is transmitted.



The communication latency for a store-and-forward network is expressed by

$$T_{SF} = \frac{L}{W} (D + 1)$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 9

The latency for a wormhole-routed network is expressed by

$$T_{WH} = \frac{L}{W} + \frac{F}{W} \times D$$

Where

- L – Packet length
- W- channel bandwidth
- D – distance
- F- flit length (in bits)

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 10


❖ Virtual Channel

- In wormhole routing, the **physical channel** is shared between nodes. Here a **virtual channel** is a **logical link** between two nodes.
- It is formed by a flit buffer in the source node, a physical channel between them, and a flit buffer in the receiver node
- One source buffer is paired with one receiver buffer to form a virtual channel when the physical channel is allocated for the pair.
- The sharing of a physical channel by a set of virtual channels is conducted by **time-multiplexing** on a flit-by-flit basis

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 11

❖ Virtual Channel



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 12

FLOW CONTROL STRATEGIES

- Flow control strategies are developed to **control** smooth network **traffic flow** without causing **congestion** or **deadlock** situations.

Packet Collision Resolution


- To move a flit between adjacent nodes in a pipeline of channels, three elements must be present:
 - ❖ Source buffer holding the flit
 - ❖ The channel being allocated
 - ❖ The receiver buffer accepting the flit.
- When two packets reach the same node, they may request the same receiver buffer or the same outgoing channel

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 13

- There are **four methods** for resolving the conflict between two packets competing for the use of The same outgoing channel

1. virtual cut-through routing



- Packet 2 is temporarily stored in a packet buffer. When the channel becomes available later, it will be transmitted then
- One advantage is that it **does not waste the resource** already allocated, but it **need a large buffer** to hold the entire packet.


Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 14

- The virtual cut-through method combines the store-and-forward and wormhole routing schemes
- When collisions do not occur, it performs Wormhole routing, otherwise store and forward routing.

2. Blocking Flow Control

- Pure wormhole routing uses a blocking policy in case of packet collision. The second packet is being blocked from advancing; however, it is not being abandoned.




Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 15

3. Discard and Retransmission

- It simply drops the packet being blocked from passing through.
- The discard policy may result in a **severe waste of resources** and it demands packet retransmission and acknowledgment.
- This policy is **rarely used** now




Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 16

4. Detour

- The blocked packet is routed to a **detour channel**.
- It may **waste more channel resources**



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 17

UNICAST (ONE – TO – ONE) ROUTING

The two main unicast packet routing algorithms are

➤ Deterministic Routing Algorithm

- Here routing path is uniquely predetermined in advance

➤ Adaptive Routing Algorithm

- It depends on network conditions and alternate paths are possible

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 18

❖ Deterministic Routing Algorithm

- These algorithms are based on a concept called “dimension order routing”
- In dimension order routing, the selection of successive channels follow a specific order


1. E-cube Routing on Hypercube

- Hyper cube is a **binary n-cube** architecture. An n-cube consist of $N = 2^n$ nodes
- We want to determine a route from **s** to **d** with a minimum number of steps.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 19

Eg:



$n = 4$ (4 dimensional Hypercube)

$s = 0110$

$d = 1101$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 20

(a) Find direction bit "r"

$$s = \begin{matrix} S_4 & S_3 & S_2 & S_1 \\ 0 & 1 & 1 & 0 \end{matrix}$$

$$d = \begin{matrix} d_4 & d_3 & d_2 & d_1 \\ 1 & 1 & 0 & 1 \end{matrix}$$

$$r = 0110 \oplus (\text{XOR})$$

$$\begin{array}{r} 1101 \\ \hline 1011 \end{array}$$

$$r_4 \ r_3 \ r_2 \ r_1$$

$$1 \ 0 \ 1 \ 1$$

Truth Table		
B	A	Q
0	0	0
0	1	1
1	0	1
1	1	0

(b) Find route from s (current node) to next node (v)

Next node $v = s \oplus 2^0$

$$s \rightarrow 0110 \oplus$$

$$2^0 \rightarrow 0001$$

$$v \rightarrow 0111$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 21

➤ We can take 0111, because $r_1 = 1$. If the value is 0, just discard the node.

To find the next node from $v = v \oplus 2^1$

$$v \rightarrow 0111 \oplus$$

$$2^1 \rightarrow 0010$$

$$\begin{array}{r} 0111 \\ \hline 0010 \\ \hline 0101 \end{array}$$
We can take 0101 node, because $r_2 = 1$ The value of $r_3 = 0$. So we can discard the dimension 3

r_4	r_3	r_2	r_1
1	0	1	1

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 22

To find the next node from new $v = v \oplus 2^3$

$$\begin{array}{r} \text{new } v \rightarrow 0 \ 1 \ 0 \ 1 \oplus \\ 2^3 \rightarrow 1 \ 0 \ 0 \ 0 \\ \hline \text{new } v \text{ is } \quad 1 \ 1 \ 0 \ 1 \end{array}$$

$r_4 \ r_3 \ r_2 \ r_1$
 $1 \ 0 \ 1 \ 1$

We can take 1101 node , because $r_4 = 1$

So the route is
 $0110 \rightarrow 0111 \rightarrow 0101 \rightarrow 1101$

EDULINE 23

Prepared By Mr. EBIN PM, AP, IESCE

❖ Adaptive Routing Algorithm



- The purpose of adaptive routing algorithm is to achieve efficiency and avoid deadlock.
- It uses the concept of **virtual channels**. The idea is to provide virtual channels in all connections along the same dimension of a mesh connected network.

(a) Original mesh without virtual channel

(b) Two pairs of virtual channels in Y-dimension

EDULINE 24

Prepared By Mr. EBIN PM, AP, IESCE



- For westbound traffic, the virtual network can be used to avoid deadlock because all east bound X-channels are not in use.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 25

MULTICAST (ONE-TO-MANY) ROUTING

- The 4 types of communication patterns in multi cast computer networks are
 - One to one unicast pattern with one source and one destination
 - Multicast pattern (one to many communication) in which one source send the same message to multiple destinations.
 - Broadcast pattern of one to all communication
 - Many –to-many conference communication

Routing Efficiency

- Two commonly used efficiency parameters are channel bandwidth and communication latency

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 26

- The channel bandwidth at any time instant indicates the effective data transmission rate achieved to deliver the message.
- The latency means packet transmission delay
- Latency is the most important issue in a store – and – forward network


❖ Multicast and broadcast on a mesh-connected computer

- The following figure shows multicast routing implementation on a 3×4 mesh computer. “S” is source and “D” is destination.
- In figure(a), the x-y routing traffic requires the use of $1+3+4+3+2=13$ channels and the latency is 4 for the longest path leading to D_3


Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 27


Fig:




(a) Five unicasts with traffic = 13 and distance = 4



(b) A multicast pattern with traffic = 7 and distance = 4



(c) Another multicast pattern with traffic = 6 and distance = 5



(d) Broadcast to all nodes via a tree (numbers in nodes correspond to levels of the tree)

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 28


- In figure(b) and (c) , multicast can be implemented by **replicating the packet** at an intermediate node.
- On a wormhole routed network, Fig(c) is better, and for a store-and-forward network, fig(b) is better (shorter latency).
- In Fig(d), 4-level spanning tree is used to broadcast a packet. Nodes reached at level "i" of the tree have latency "i". This tree have minimum latency and minimum traffic.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 29

❖ Multicast and broadcast on a hypercube computer


- In Fig(a), to **broadcast** on an n-cube, a spanning tree is used to reach all nodes with in a latency of 'n'. The root node is 0000




Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 30

- In Fig(b), a greedy multicast tree is shown. Greedy multicast algorithm send the packet through the dimensions which can reach the most number of remaining destinations.



(b) A multicast tree from node 0101 to seven destination nodes 1100, 0111, 1010, 1110, 1011, 1000, and 0010



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 31







- From source node $S = 0101$, there are two destinations via dimension 2, and 5 via dimension 4
ie, $0101 \rightarrow 0111$
 $0101 \rightarrow 1101$
- From node 1101, there are 3 destinations via dimension 2, and 4 via dimension 1
ie, $1101 \rightarrow 1111$
 $1101 \rightarrow 1100$ & $0111 \rightarrow 0110$
- Before selecting certain dimensions, we should compare the reachability to obtain minimum coverset for the remaining nodes.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 32

❖ Virtual Networks

➤ Virtual channels can be used to generate virtual networks. The 4 possible virtual network in a 3×3 mesh is shown below.



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 33

LINEAR PIPELINE PROCESSORS

- A linear pipeline processor is a cascade of processing stages which are linearly connected to perform a fixed function over a stream of data flowing from one end to the other.
- linear pipelines are applied for instruction execution, arithmetic computation, and memory-access operations.
- A linear pipeline processor has K processing stages. External inputs (operands) are fed into the first stage S_1
- The processed results are passed from stage S_i to stage S_{i+1} for all $i = 1, 2, \dots, K-1$
- The final result emerges from the pipeline at the last stage S_k


Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 34

- Depending on the **control of data flow** linear pipelines can be classified in to 2

- Asynchronous
- Synchronous

❖ Asynchronous Model



- Data flow between adjacent stages is controlled by a **handshaking protocol**.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 35

- When stage S_i is ready to transmit, it sends a ready signal to stage S_{i+1} .
- After stage S_{i+1} receives the incoming data, it returns an acknowledge signal to S_i .
- Asynchronous pipelines may have a **variable throughput rate**.
- Different amounts of **delay** may be experienced in **different stages**.


❖ Synchronous Model

- The pipeline stages are pure **combinational logic circuits** performing **arithmetic** or **logical operations** over the data stream flowing through the pipe.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 36

- The stages are separated by high speed interface latches
- Latches are fast registers (made by master slave flip-flop) for holding the intermediate results between the stages.
- Up on arriving the clock pulse all latches transfer data to the next stage simultaneously.



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 37

Space – time Diagram

- It illustrates the overlapped operations in a linear pipeline processor.

segment (stages)	1	2	3	4	5	6	7	8	9	clock cycle
1	T_1	T_2	T_3	T_4	T_5	T_6				
2		T_1	T_2	T_3	T_4	T_5	T_6			
3			T_1	T_2	T_3	T_4	T_5	T_6		
4				T_1	T_2	T_3	T_4	T_5	T_6	

- The above figure shows the space –time diagram for 4 segment(stage) and 6 tasks.
- Once the pipeline is filled up, it will output one result per clock period independent of the number of stages in the pipe.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 38

➤ Clock period

Let d be the time delay of latch

k is the number of stages

τ_m is maximum stage delay

τ_i is the time delay of the circuitry in each stage

$$\text{Clock period (Cycle time)} \tau = \tau_m + d$$

➤ The reciprocal of clock period is called frequency f

$$f = 1/\tau$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 39

Example

Suppose the time delay of 4 stages are $\tau_1 = 60\text{ns}$, $\tau_2 = 50\text{ns}$, $\tau_3 = 90\text{ns}$ and $\tau_4 = 80\text{ns}$ and the interface latch has the delay of $d = 10\text{ns}$. The cycle time of this pipe line is

$$\begin{aligned} \tau &= \tau_m + d \\ &= 90 + 10 = 100\text{ns} \end{aligned}$$

This means that the clock frequency of the pipe line can be set to

$$f = 1/\tau = 1/100 = 10 \text{ MHz}$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 40

➤ Speed up

Ideally , a linear pipeline with k stages can process n tasks in

$$T_k = [k+(n-1)] \times \text{clock periods}$$

Where K cycles can used to fill up the pipeline and $n-1$ cycles are needed to complete the remaining $n-1$ task.

$$\text{Total time required is } T_k = [k+(n-1)] \times \tau$$

where τ is clock period

In a non pipelined processor the amount of time to execute n task is

$$T_1 = n \times k\tau \quad \text{where } k\tau \text{ is delay.}$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 41

➤ The Speed up of a k-stage pipeline processor over an equivalent non pipe line processor as

$$\begin{aligned} S_k &= T_1 / T_k \\ &= (n * k\tau) / (k+(n-1)) \times \tau = nk / k+(n-1) \end{aligned}$$

➤ Efficiency

Let n = number of tasks

k = number of pipe line stages

τ = clock period

$$\text{Efficiency } \eta = nk\tau / k[k\tau + (n-1)\tau] = n / k+ (n-1)$$

➤ When $n \rightarrow \infty$ the efficiency approaches 1. ie, the larger the number of task flowing through the pipeline, the better is its efficiency.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 42

➤ Throughput

- The number of tasks that can be completed by a pipeline per unit time is called its throughput.

$$\text{Throughput } w = n / k\tau + (n-1)\tau = \eta / \tau$$


- The throughput reflects the computing power of a pipeline.
- n equals the total number of tasks being processed during an observation period $k\tau + (n-1)\tau$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 43

NONLINEAR PIPELINE PROCESSORS

- **Linear** pipeline processors are **static** because they are used to perform fixed functions.
- **Nonlinear** pipelines are **dynamic** pipelines. It allows feed forward and feedback connections in addition to the streamline connections




Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 44

Stream line connectionsFrom S_1 to S_2 From S_2 to S_3 **Feed forward connections**From S_1 to S_3 **Feedback connections**From S_3 to S_2 From S_3 to S_1

- With these connections the output of the pipeline is not necessarily from the last stage.



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 45

❖ Reservation Table

- The utilization of pattern of successive stages in a pipeline is specified by a reservation table.

Reservation table for a 4 stage

linear pipeline



	Time (clock cycles)			
	1	2	3	4
S_1	X			
S_2		X		
S_3			X	
S_4				X

- Reservation table for a nonlinear pipeline processors follows a **nonlinear pattern**. On the evaluation of different functions multiple reservation table can be generated.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 46

		→ Time							
		1	2	3	4	5	6	7	8
Stages	S ₁	X					X		X
	S ₂		X		X				
	S ₃			X		X		X	

(b) Reservation table for function X

		→ Time					
		1	2	3	4	5	6
Stages	S ₁	Y				Y	
	S ₂			Y			
	S ₃		Y		Y		Y

(c) Reservation table for function Y

- Multiple check marks in a row means **repeated usage** of the same stage in different cycles
- Contiguous check marks in a row means , extended usage of a stage over more than one cycle.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 47

❖ Latency Analysis

- An **initiation** refers to the start of a single function evaluation.
- The number of cycles between two initiations of a pipeline is a latency between them.
- A latency of k means , two initiations are separated by k clock cycles. **Latency value must be non negative integers**
- When two or more initiations attempt to use the same stage at the same time , a collision results
- Some latencies will cause collisions. Latencies that cause collisions are called **Forbidden latencies**.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 48

❖ Forbidden latency

Consider the reservation table.

Forbidden latencies are

$$S_1 = \{(6-1), (8-1), (8-6)\}$$

$$S_2 = \{(4-2)\}$$

$$S_3 = \{(5-3), (7-5), (7-3)\}$$

$$= \{5, 7, 2, 2, 2, 2, 4\} = \{5, 7, 2, 4\}$$

$$\text{Forbidden latency} = \{2, 4, 5, 7\}$$

		Time →							
		1	2	3	4	5	6	7	8
Stages	S ₁	X					X		X
	S ₂		X		X				
	S ₃			X		X		X	

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 49

❖ Collision Vector

Forbidden latency = {2, 4, 5, 7}

- 7 is the largest number in forbidden latency. So we require 7 bits to represent collision vector.

$$\text{Collision Vector} = \{C_7 \ C_6 \ C_5 \ C_4 \ C_3 \ C_2 \ C_1\}$$

Permissible latency is the Non-forbidden latency = {1, 3, 6}

We will not take 8 in permissible latency because we need only 7 bits to represent Collision Vector.

Now, Forbidden latency is {2, 4, 5, 6}

$$\text{Collision Vector} = \{C_7 \ C_6 \ C_5 \ C_4 \ C_3 \ C_2 \ C_1\} = (1011010)$$


$$\quad \quad \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0$$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 50

❖ State Diagram

➤ From collision vector we can draw state diagram



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 51

Shifting

1011010 – 1 bit shift


0101101

Then do Bitwise OR

1011010 - collision vector

0101101 - shifted answer

1111111



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 52

Shifting

1011010 – 3 bit shift


0001011

Then do Bitwise OR

1011010 - collision vector

0001011 - shifted answer

1011011



Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 53

Shifting

1011010 – 6 bit shift


0000001

Then do Bitwise OR

1011010 - collision vector

0000001 - shifted answer

1011011



- When we perform 6 bit and 3 bit shift on 1011011, we will get the same answer. So we can draw two self loop
- If we perform 8 bit shift or more than 8 bit shift we will get same collision vector 1011010. So we can add loop.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 54

❖ Simple cycle

- Simple cycle is a latency cycle in which each state appears only once.

Eg: (3), (6), (8), (1,8), (3,8), (6,8)

❖ Greedy Cycle

Some simple cycles are greedy cycle. Greedy cycle edges are all made with minimum latencies from their starting state.

Eg: (1,8), (3)

The average latency of (1,8) is $(1+8)/2 = 4.5$ which is lower than that of the simple cycle $(6,8) = (6+8)/2 = 7$

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 55

❖ Minimum Average Latency (MAL)

- At least one of the greedy cycle will lead to the MAL.
- The greedy cycle (3) has a constant latency which equals the MAL for evaluating function X without causing a collision.

Prepared By Mr. EBIN PM, AP, IESCE

EDULINE 56