And the second second second second

Reg No.:	Name:	·-				
	APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY SEVENTH SEMESTER B.TECH DEGREE EXAMINATION(S), MAY 2019					
	Course Code: CS405 Course Name: COMPUTER SYSTEM ARCHITECTURE					
Max. Ma	arks: 100	Hour				
	PART A  Answer all questions, each carries 4 marks.	Mark				
1	With proper equations, explain the terms (i) CPU Time (ii) Throughput Rate					
2	Explain NUMA model for Multiprocessor Systems	(4)				
3	Explain the property of locality of reference in memory.	(4)				
4	A generalized multiprocessor system architecture combines features from the					
	UMA, NUMA and COMA models. Justify the answer.					
5	Differentiate write-invalidate and write-update coherence protocols for write					
	through caches.					
6	Explain the factors speedup, efficiency and throughput of a k-stage linear pipeline.	(4)				
<u></u>	Illustrate with example how internal-data-forwarding among multiple functional					
· •	units can improve the throughput of a pipelined processor.					
8	With an example bring out the difference between the Carry-Save Adders (CSA)	(4)				
	and Carry Propagate Adder (CPA).					
9	Explain the distributed cacheing.					
10	Illustrate the scalable coherence interface (SCI) interconnect model.	(4)				
	PART B					
	Answer any two full questions, each carries 9 marks.					
,	What is the significance of Bernstein's conditions to detect parallelism?	(4)				
b)	Consider the execution of the following code segment consisting of seven					
	statements. Use Bernstein's conditions to detect the maximum parallelism					
	embedded in this code. Justify the portions that can be executed in parallel and					

the same block of a (Cobegin and Coend) pair.

the remaining portions that must be executed sequentially. Rewrite the code

using parallel constructs such as Cobegin and Coend. No variable substitution is

allowed. All statements can be executed in parallel if they are declared within

in this context.

15 a) Differentiate between linear and nonlinear pipeline processor.

b) Consider the following pipeline reservation table:.

the switch settings for the permutations  $\pi_i = (0,7,6,4,2)(1,3)(5)$ . Show the

conflicts in switch settings, if any. Explain blocking and non-blocking networks

	1	2	3	4	5	6
S1	X					X
S2		X	<b></b>		X	
S3			X			-
S4				X		•
S5		X		<u> </u>		X

- i) What are the forbidden latencies?
- ii) Draw the transition diagram.
- iii) List all the simple cycles and greedy cycles.
- iv) Determine the optimal constant latency cycle and minimal average latency (MAL)
- v) Let he pipeline clock period be  $\tau$ =20ns. Determine the throughput of the pipeline. (6)
- 16 a) Explain write- invalidate snoopy protocol using write back policy. (4)
  - b) Explain various message routing schemes used in message passing multi- (5) computers.

## PART D Answer any two full questions, each carries 12 marks.

- 17 a) Explain in detail the effect of branching and various branch handling strategies. (9)
  - b) Explain the scoreboarding scheme employed by the CDC 6600 processor. (3)
- 18 a) With a neat diagram explain the architecture of a multiple context processor (6) model.
  - b) What are the problems of asynchrony and their solutions in massively parallel (6) processors?
- 19 a) Compare the design and performance of a superpipelined and superpipelined (6) superscalar processors.
  - b) With a neat diagram explain the MIT/Motorola \*T prototype multithreaded (6) architecture.

\*\*\*\*